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uCube: Control Platform for Power Electronics
A. Galassini, G. Lo Calzo, A. Formentini, C. Gerada, P. Zanchetta, and A. Costabeber
Abstract—This paper presents a versatile tool for development,
control and testing of power electronics converters. In the last
decade, many different expensive off-the-shelf tools for rapid
prototyping and testing have been developed and commercialised
by few market players. Recently, the increasing diffusion of
low cost, Do It Yourself targeted development tools gained
market shares previously controlled by conventional players.
This trend has been driven by the fact that, despite their lower
performances, many of these low cost systems are powerful
enough to develop simple power electronics systems for learning
and teaching purposes. This paper describes a control platform
developed within the University of Nottingham, targeting at the
market and application segment in between the expensive off-
the-shelf control boards and the low cost emerging systems. The
platform is based on the Microzed evaluation board, equipped
with the Xilinx Zynq System-on-Chip. Its flexibility, features and
performances will be addressed and examples of how they are
being experimentally validated on different rigs will be provided.
Index Terms—Power Electronics, Control board, Control plat-
form, Power converters, Zynq, Microzed, uCube, Control
I. INTRODUCTION
The controller may be considered as one of the key elements
of every power electronics system. In industrial application,
the controller is almost always custom made, designed to be
as cheap as possible and tailored on the specific application
it will be used with. On the opposite side, in research and
development laboratories, both industrial and academic, it is
often required to have a versatile and powerful platform,
relatively simple to use and offering a good level of debugging.
Based on these requirements, different controllers are present
on the market as off-the-shelf products. Among the main
market players, dSpace controllers represent a well known
example, as they offer a wide range of different solutions and
their utilization is quite common in the research world [1]–[3].
Another widely diffused solution is the CompactRIO produced
by National Instruments [4], [5]. Its built-in integration with
LabView, a graphical PC software mainly intended for virtual
instrumentation programming, makes it a good starting point
for medium complexity applications. Even if conceptually
different from a pure controller product, it’s worth to name for
the sake of completeness some of the majors Hardware In the
Loop (HIL) products actually present on the market, as they
present as well controller capabilities. In this family, the main
players can be identified in Typhon HIL [6], OpalRT [7] and,
recently, Plexim [8]. The main drawback of these commercial
control platforms, often limiting their full diffusion, can be
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(a) Microzed (b) uCube assembly
Fig. 1. The Avnet Microzed board (a) and the uCube control board (b)
found in the price. To face this problem, different research
group are recently moving towards custom platform [9], [10].
In this paper, a custom made flexible and research oriented
control board developed at the University of Nottingham and
named uCube (Fig.1b) will be presented. The uCube is based
on the off-the-shelf Microzed board [11] from Avnet (Fig.1a),
a low-cost development board based on the Xilinx Zynq-7000
All Programmable SoC. The Zynq is a heterogeneous SoC
[12] integrating in a single device a dual-core ARM Cortex-
A9 based Processing System (PS) and a Field Programmable
Gate Array (FPGA) Programmable Logic (PL) [13], [14].
In not heterogeneous systems, where a separate Micro
Controller Unit (MCU), or a Digital Signal Processor (DSP), is
used in conjunction with a FPGA device, it often happens that
the data communication between these two entities represents
a serious bottleneck in terms of performance. In fact, in
presence of an external communication bus between the two
packages, the data clock frequency has to be limited in the
range of few tens of mega-hertz. The SoC Zynq family pro-
vides on-chip, high bandwidth (up to 150 MHz), low latency
AXI interfaces to connect PS and PL and the possibility for
the FPGA to direct access system memory for very fast data
transfers.
The core concept at the basis of the uCube design is to
exploit the power of the dual-core ARM PS to excute complex
control algorithms and the programming flexibility of the
FPGA to design custom made peripherals to interface the
control board with the outer world. In order to fully take
advantage of the before mentioned flexibility, three expansion
boards (Fig. 2) have been designed to allow the PL to be
electrically interfaced with sensors and transceivers. The first
expansion board hosts 24 fibre optics channels, the second
board hosts 16 Analogue-to-Digital-Converters (ADC), the
third board is instead oriented to motor controlling applica-
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Fig. 2. (a) FO-PSU-COM expansion board. (b) Analogue-to-Digital Converters expansion board. (c) Resolver and Incremental/Absolute Encoder board
tions and provides for a sin-cos resolver interface and abso-
lute/incremental encoder interface. System configuration and
software architecture are based on the XAPP1078 application
note from Xilinx [15] where the CPU0 is running Petalinux
- a GNU/Linux OS baked by Xilinx. Signals coming from
and directed to the expansion boards are routed to the FPGA
circuitry. Once stored in the form of digital data, they will be
used by the two ARM cores to execute the real time control
algorithm, also referred at as bare-metal application running on
CPU1, and for data exchange with a PC running a specifically
designed Matlab Graphical User Interface (GUI).
In the next sections, details of the components building
up the uCube will be provided: Section II will describe in
more detail the three expansion boards, Section III will see
instead a description of the adopted software architecture,
while Section IV will presents some examples of the use of
uCube in experimental test rigs for motor drive applications.
Conclusions and considerations about future developments
will be drawn in Section V.
II. EXPANSION BOARDS
The uCube control platform presents three expansion boards
shown in Fig. 2 intended to fully take advantage of the
flexibility of the Xilinx Zynq SoC.
A. Fibre Optics, Power supplies and Communications (FO-
PSU-COM) expansion board
The conceptual scheme of the FO-PSU-COM expansion
board is depicted in Fig. 3a. As can be seen, the board
provides in addition to the connectivity solutions already
present on the Microzed board, an isolated SPI transceiver and
an isolated CAN bus transceiver. The isolated SPI transceiver
is intended for low throughput data communications (as can be
the ones with an external display) and is based on the Linear
Technology LTC6820 integrated circuit (IC). The proprietary
LTC6820 transmission protocol allows for 1Msps communi-
cations on cable length up to 10m (100m with performance
de-rating). The isolated CAN bus transceiver is instead based
on the Analog Devices ADM3053BRWZ IC, with 2.5 kVrms
isolation. The FO-PSU-COM expansion board is also equipped
with the circuitry required to drive up to 24 fibre optics based
channels, allowing for the flexibility to configure them as
inputs or outputs and to drive different baud rates capable
transceiver by simply replacing one component in the circuit.
Visual feedback of the fibre optics status is provide as well for
quick reference by means of buffered LEDs. Additionally, the
board hosts two fast response dc-dc converter to power the
FPGA internal banks, properly sequenced to avoid damages
to the Microzed board and high in-rush currents at star-tup.
The overall aspect of the FO-PSU-COM expansion board is
depicted in Fig. 2a
B. Analogue-to-Digital Converters expansion board
The Analogue-to-Digital Converters expansion board has
been designed to provide 16 analogue readings for measures
coming from the power electronics layer of the system or,
more generally speaking, from the outer world. Its conceptual
scheme is shown in Fig. 3b. The expansion boards hosts all the
required circuitry to translate the voltage or current signal from
external transducers (e.g. current, voltage, proximity sensors)
or sources (e.g. standard 4-20mA or +-10V signals) to the
input specifications of the ADCs. Each of the 16 paralleled
and identical channels got an input voltage divider and a
buffer stage that, depending on its unipolar or bipolar nature,
can be configured to offset the input signal and centre it
around half of the ADC full scale voltage range. The same
circuit is in charge as well to provide for an anti-aliasing
pre-filtering feature. The so conditioned input signal is then
feed to a Linear Technology LTC2313-14, a 14bit, 2.5Msps
ADC IC, that in the proposed design is digitally driven by
the FPGA by means of a 25Mhz clocked SPI interface. The
high sampling rate capabilities of the LTC2313-14 IC allows
for the use of over-sampling techniques, which, coupled to
a proper digital filter designed and implementation in the
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Fig. 3. (a) FO-PSU-COM conceptual scheme. (b) ADC conceptual scheme. (c) Resolver and Incremental/Absolute Encoder conceptual scheme
PL, lead to an increase in the available Effective Number
Of Bits (ENOB). Moreover, in the actual uCube design, the
high sampling rate of the ADC ICs as well as the high
clock frequency the PL is operated at, have been used in
guise of hardware monitors instead of conventionally adopted
analogue trip circuits. Reading the current ADC result is
possible to evaluate, with a delay of a fraction of microsecond,
a fault condition as e.g. over-current or over-voltage, bringing
the system to a safe condition promptly and automatically.
Each of the 16 channels has been designed to be completely
independent from the other, as can be noted from Fig. 2b.
This, with respect to multiplexed channels ADC architectures,
grants the full performance whatever is the number of ADC
channels used in the actual application, as all the channels are
acquired at the same time.
C. Resolver/Encoder expansion board
The conceptual scheme of the board is depicted in Fig. 3c.
The part related to the resolver interface is built around the
Analog Devices AD2S1210 IC. The AD2S1210 is a complete
10-bit to 16-bit resolution tracking resolver-to-digital converter
(RDC), integrating an on-board programmable sinusoidal os-
cillator that provides sine wave excitation for resolvers, and
a type II servo loop to track the inputs and convert the input
sine and cosine information into a digital representation of
the input angle and velocity. Its variable resolution allows to
accommodate, as will be shown in Section IV, applications
with different speed ranges. As it has been done for the
LTC2313-14 ICs on the Analogue-to-Digital Converters ex-
pansion board, the AD2S1210 IC has been digitally interfaced
to the system through an additional SPI interface implemented
in the FPGA. On the analogue side, a buffer circuit has been
designed to boost (both in voltage and in current) the excitation
signal internally generated by the AD2S1210, allowing the
use of virtually any commercially available synchro-resolver
transducer available on the market. For the sin and cos
signals, instead, specific scaling circuits and both differential
and common-mode filters have been designed, in order to
reduce the possibility of issues due to switching noise pick-
up. The encoder part of the board is conceptually simpler
than its resolver counterpart as, being the encoders transducers
intrinsically digital, only differential transducers have been
added, leaving the management of the encoder (absolute or
incremental) to a specific logic implemented in the FPGA.
Because of the proximity to high voltage areas (machine
windings) of this type of feedback sensors, the entire board
has been isolated from the remaining stack by means of 3kV
digital isolators and 4.5kV dc-dc power supplies. The overall
appearance of the Resolver/Encoder expansion board is shown
in Fig. 2c.
III. SOFTWARE ARCHITECTURE
In the proposed uCube control platform, the full flexibility
and potential of the Zynq SoC have been obtained by coding
specific software for each entity available in the SoC (CPU0,
CPU1, and FPGA), as depicted in Fig.4a. Data exchange has
been achieved sharing On-Chip Memory (OCM) and Double
Data Rate Synchronous Dynamic Random Access Memory
(DDR SDRAM). All the hardware elements detailed in the
previous section have been physically connected to the FPGA
pins and custom software modules have been implemented
for each expansion board. On the CPU1, real time bare metal
code (or firmware) implementing the control algorithm scheme
for the connected power electronics converter(s) is executed
(Fig.4b). During start-up operation, Linux is loaded on CPU0.
While supervising the whole system, Linux is in charge of
handling Host PC communication (Fig.4b). Acquired data,
parameter and set-point input forms are presented to the final
user thanks to a Matlab Graphical-User-Interface (GUI) shown
in Fig. 5. In the next subsections, software components and
core interactions will be described in detail.
A. FPGA
The FPGA runs at a clock frequency of 100Mhz and carries
out different key-tasks for the proper operation of the uCube.
Communication with hardware peripherals on the expansion
boards are handled in the PL. As already described in Section
II, the 16 ADC ICs are digitally accessed using 16 independent
SPI buses at 25Mhz clock frequency, allowing to push the
sampling rate up to 2.5 Msps on each channel. Data are then
filtered with a configurable first order low pass filter before to
be passed to the PS, allowing for an higher ENOB value and,
in turn, a considerable noise reduction. A SPI bus has been
also used for communicating with the AD2S1210 resolver IC.
In this case, the FPGA acts as a direct communication channel
(a) Software architecure (b) High level connection layout
Fig. 4. The uCube software architecure in Fig.4a has been derived by the XAPP1078 application note from Xilinx. The Host PC in Fig. 4b is used for setting
control parameters, on/off flags, set-points and for saving and eventually plotting acquired data and derived variables.
between the IC and the PS, simplifying its configuration and
position and speed acquisitions. To communicate with absolute
encoders, a BiSS (bidirectional/serial/synchronous) interface
up to 10 MHz has been implemented with Cyclic Redundancy
Check (CRC).
In the current control board version, three three-phase
modulators have been coded in the PL, featuring independently
configurable switching frequencies and dead-times. Each mod-
ulator uses 7 fibre optics channels to control the inverter gate
drives (six legs and a possible braking leg). The remaining 3
channels are configured as independent fault inputs.
The FPGA also implements a trip mechanism to protect
the system under unwanted and potentially harmful operating
system conditions. Every value acquired from each ADC
channel is continuously compared against a low and a high, PS
configurable, threshold. If the received value exceeds one of
these two thresholds, a fault is asserted, the PWM units turned
off and all the outputs brought to the off state with a delay
of less then one microsecond. This time is usually sufficient
to protect the power electronics converter(s) even in case of
shot-through fault.
B. Bare metal
At the system power-up, the FPGA starts in configuration
mode waiting for the PS finishing to configure the system.
This procedure is carried out using a General Purpose AXI
port. When all the peripherals have been set-up the PL is put
in running mode. At each sample time all the hardware-related
data are read and transferred in the OCM using the Accelerator
Coherency Port (ACP) [13]. When the transfer is completed
an interrupt is generated for the CPU1 that executes the bare
metal code, copy the data to be passed to the PL in OCM
and signals back the end of the execution. At that point data
are read from the PL and prepared to be applied at the next
sample time. Thanks to the very high baud-rate Zynq bus,
writing and reading back the data from OCM takes less then
1 microsecond resulting in a very small communication over-
head and permitting therefore a very high sample frequency.
A watchdog mechanism is also implemented to handle bare
metal deadlock and overrun.
The real-time bare metal C code runs in CPU1. It is executed
at each sample time and it usually implements the core control
algorithms. A complete function library has been developed
to handle the communication with the PL and speed-up the
coding. It also includes a scope functionality: a configurable
number of system variables can be recorded every sample
time (or its multiple in down-sampling mode) and stored in
memory. Thanks to the high dimension RAM available on the
Microzed and the high bandwidth communications described
in the next sub-section, the scope system allows an high
number of signals and variables to be monitored, simplifying
considerably the debugging process.
C. Linux
The main Linux tasks are the following:
• Starting and stopping the bare metal application;
• Checking if the bare metal is running or not;
• Printing redirected output bare metal printf function;
• Forwarding modbus data from the Host PC to the bare
metal application (and vice-versa) through the OCM
thanks to the modbus server (Fig.4a,4b);
• Serving UDP/IP socket connection for downloading the
scope buffer within DDR memory through the socket gate
user space process (Fig.4a,4b).
Linux constantly monitors the bare metal execution and it
shares information with the host PC. Furthermore, it allows
bare metal printf output function redirection thanks to a Linux
user space process called softuart. This redirection is needed
because the UART peripheral is kept busy by the Linux shell.
Set-points, on/off flags, control parameters, etc., are set by
a Matlab GUI (Fig. 5) running on the Host PC thanks to
a Modbus connection (Fig. 4b) [16]. Modbus is currently
Fig. 5. Bare metal, hardware, and scope buffer status together with set-point,
parameter, and flag input forms are shown to the final user on a Matlab GUI.
implemented using TCP/IP over Ethernet or asynchronous
serial transmission over a variety of media (EIA/TIA-232-
E, EIA-422, EIA/TIA-485-A, etc.). Two physical links have
been set-up: the 10/100/1000 Ethernet port and the USB
Host 2.0 port thanks to the Remote Network Driver Interface
Specification (RNDIS) present in Linux kernel. The modbus
server running on Linux has been coded linking against the
open-source libmodbus C library [17].
Once the bare metal scope routine is triggered and the
acquisition is done, the socket gate Linux process starts serving
recorded data into the scope buffer within DDR memory
through UDP/IP socket (Fig.4).
D. Host PC
On the Host PC, the modbus client has been embedded
into a C daemon process (called modbus tunnel) forwarding
information between the modbus client and a local socket (and
vice-versa).
In this way, the so called modbus tunnel allows the uCube to
be queried with any programming language with local socket
support. In order to present many different information to the
final user, a Matlab GUI interface has been created (Fig. 5).
Whilst only few kilo-Bytes can be addressed by the Modbus
protocol, 512MB DDR memory have been assigned to the
scope buffer where real time data and derived variables can be
saved. Firstly, once the acquisition is done, data are transferred
from DDR to the Host PC through the Ethernet or the USB
Host 2.0 (3.5MB/sec) port. Secondly, data are saved and even-
tually processed and plotted by a custom Matlab script coded
by the final user. Furthermore, after every acquisition, modbus
data are dumped and saved into a .pdf file automatically
generated on the host PC.
IV. EXPERIMENTAL VALIDATION
The uCube has been already tested on different experimental
rigs. In this work just few of them are reported.
A. Multi-three phase motor
uCube development and testing have been mainly carried
out on a rig for studying new multi-drive control strategies.
The uCube is currently being used to validate a novel droop
control strategy suitable for multi-three phase motors pre-
sented in [18]. In Fig. 6, three full bridge converters, built
using the off-the-shelf IRMD22381Q evaluation board [19],
and connected to a multi-three phase two pole synchronous
generator with three sets of windings for a total power of
22kW are shown. Switching and interrupt frequency have
been set to 10kHz. DC-link voltage has been set to 350V . In
Fig. 7, the nine phase currents of the motor under a load step
variation are shown. Currents are shifted by an angle α = pi/9.
Data have been recorded by the bare metal application into the
scope buffer within DDR memory and then downloaded thanks
to the socket gate Linux process.
B. 80krpm Synchronous reluctance (SynRel) machine
For this application, the uCube is being used in conjunction
with the high switching frequency capable hybrid SiC-IGBT
converter presented in [20] to validate the design model devel-
oped in [21]. In the preliminary validation process the SynRel
machine has been operated up to 40krpm, corresponding
to a fundamental frequency of about 1.33kHz, and driven
by the before mentioned power electronics converter with a
switching frequency of 60kHz. Fig. 8 shows the current test
rig arrangement. As in the previous application, the flexibility
of the uCube is being use to extract key parameters from the
control algorithm and use them to validate the machine design
process, running at the same time a medium complexity Field
Oriented Control (FOC) scheme at relatively high switching
frequencies without the needing of down-sampling.
V. CONCLUSION AND FUTURE WORKS
The uCube control platform for power electronics has been
introduced and detailed. High level description of connection
layout, hardware and software architectures have been pro-
vided. The control system is being currently used to validate
novel control strategies for motor control and high speed
electrical machine design procedures. If compared to all the
current off-the-shelf solutions on the market, the uCube offers
a very good compromise between versatility, simplicity of use
and price, and it allows a broad range of power electronics
applications to be controlled.
Even if the functionalities currently offered by uCube are
already extremely powerful and versatile, additional features
could be added to exploit the full potential offered by the Zynq
SoC. With small FPGA modulator algorithm modifications, the
uCube could be used to control more complex converters, like
matrix or multi-level converters. Thanks to the high bandwidth
offered by AXI buses, the FPGA could also be used as a PS
coprocessor for time consuming paralleled algorithms (like
big matrices operations, neural networks algorithms, etc.).
The PL could be also used to implement an additional scope
functionality with a sample rate of the ADC signals up to 2.5
Mega-sample per second. Finally, other expansion boards can
be developed for different applications where cheaper off-the-
shelf solutions are not enough powerful and/or flexible. As a
final note, a comprehensive Matlab support could be devel-
oped, expanding the already available HDL coder support for
Fig. 6. Multi-three phase rig set-up for testing the
uCube Fig. 7. Motor currents under load variation
Fig. 8. 80krpm Synchronous reluctance (SynRel)
machine test rig
Xilinx SoC, and allowing for the possibility to fully configure
the FPGA logic from a graphical development environment
like Matlab/Simulink R©.
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